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Abstract— An Energy Harvesting (E.H.) has been paid 
attention for the field of Internet of Things (IoT) in recent 
years.  The wireless sensor as a key component of IoT can be 
realized battery less operation by using E.H technology.  The 
oscillating circuit with a step-up transformer is used as a 
voltage booster for E.H.  The voltage booster has not been fully 
analyzed the influences of the circuit parameters yet.    In this 
paper, the influence of JFET parameters such as parasitic 
capacitance and threshold voltage are analyzed, and the self-
oscillating voltage booster is designed including the JFET 
parameters.  As a result, it is clarified that the large additional 
capacitance connected into gate-source terminal of JFET can 
be remarkably reduced the influence of input capacitance of 
JFET.  Moreover, the relationship between threshold voltage 
and amplitude condition are clarified.   Finally, the validity of 
the analysis and design method are experimentally confirmed. 
Keywords— Energy Harvesting, Oscillating Circuit 
I. INTRODUCTION 
An Energy Harvesting (E.H.) is a technology corrects and 
uses faint ambient energy as shown in Fig. 1[3][4].  The E. H. 
technology is expected to replace primary batteries.  
Especially, the E.H. technology is very important for 
IoT[9][10], because the wireless network equipment as 
shown in Fig. 2 which is one of the most important 
equipment of IoT needs maintenance free operation without 
exchange battery[8].   The generated energy from E.H. is 
faint, so the voltage booster is necessary.  In this situation, 
the charge-pump circuit is generally used.  However, the 
charge-pump circuit cannot operate in low voltage which is 
less than 100 mV.  In this case, an oscillating circuit with a 
transformer is used as a voltage booster.  Figure 3 shows the 
circuit diagram of the oscillating circuit with a transformer as 
a voltage booster for E.H.  This voltage booster consists of 
JFET, step-up transformer, and oscillation capacitor, and so 
on.  The basic operation of the voltage booster is simple, and 
the oscillating frequency is determined as 1/2π√LC by the 
transformer self-inductance and the resonant capacitor[11].  
However, it is clarified that the voltage booster behavior is 
largely different from the theoretical operation.   Moreover, 
the voltage booster has not been fully analyzed the influences 
of the circuit parameters include JFET parameters yet.   
This paper focus on the influence of JFET parameters 
such as parasitic capacitance and threshold voltage are 
analyzed and the self-oscillating voltage booster is designed 
including the JFET parameters.  
 
Fig.1.  Energy Harvesting technology. 
II. CALCULATION OF THE VOLTAGE BOOSTER 
The voltage booster including JFET characteristics is 
analyzed in order to clarify the effect of JFET characteristics 
on voltage booster behavior.  At first, the oscillating 
frequency which included the influence of parasitic 
capacitance of JFET is estimated.  Next, analysis of 
amplitude characteristics include threshold voltage of JFET 
is implemented and output voltage characteristics is also 
analyzed.   
A. Frequency Characteristics 
Figure 4 shows the analytical model of the voltage 
booster.  The circuit equation is derived from Fig. 4.  At first, 
the current flown through primary and secondary side 
windings of the transformer are defined as “𝑖𝐿1” and “𝑖𝐿2”, 
respectively.   
𝑖𝐿1 = 𝑔𝑚𝑣𝑔𝑠    (1) 
𝑖𝐿2 =
𝑣𝑔𝑠 + 𝑗𝜔𝑀∙𝑖𝐿1
𝑟𝐿2 + 𝑗𝜔𝐿2 + 
1
𝑗𝜔𝐶𝑟
   (2) 
Substitute Eq. (1) to Eq. (2). 
𝑖𝐿2 =
𝑣𝑔𝑠 + 𝑗𝜔𝑀∙𝑔𝑚𝑣𝑔𝑠
𝑟𝐿2 + 𝑗𝜔𝐿2 + 
1
𝑗𝜔𝐶𝑟
   (3) 
Then, the output voltage is given as following equation. 
𝑣𝑜𝑢𝑡 = 𝑖𝐿2(𝑟𝐿2 + 𝑗𝜔𝐿2) − 𝑖𝐿1 ∙ 𝑗𝜔M  (4) 
 

















Fig.3.  Voltage booster for E.H. 
The amplification factor: “Av” is derived from 
substituting equation 𝑖𝐿1 and 𝑖𝐿2 to Eq.(3), and the feedback 
ratio “β” is derived from ratio of output voltage “v_out” and 
gate-to-source voltage “𝑣𝑔𝑠”. 














   (6) 
The loop gain “Av” is defined as product of Eq.(5) and 
Eq.(6).  
The oscillation frequency is given from the imaginary 




   (7) 
In this case, the oscillating frequency is around 160 kHz, 
where L2 is 1mH and Cr is 1nF.  However, the measurement 
oscillating frequency of evaluation circuit becomes around 
1.0 MHz.  The parasitic capacitance of JFET is considered to 
confirm this oscillating frequency difference.  There are only 
two parasitic capacitances of reverse capacitance and input 
capacitance into the JFET[6].  Figure 5 shows the analytical 
model with parasitic capacitances of JFET.    
In order to get frequency when parasitic capacitance is 
considered, solving the circuit equation.  In the same way, 
Av and β are represented as Eq.(8) and Eq.(9). 
𝐴𝑣 = −
































   (9) 
Then, loop gain is product of Eq.(8) and Eq.(9).  Note 
that Rg is sufficiently large. 
 
Fig.4.  Analytical model of voltage booster.
 
Fig.5.  Analytical model with parasitic capacitance. 














  (11) 
Considering parasitic capacitance of oscilloscope’s probe, 
Eq.(10) turns into Eq.(11).  The input capacitance of JFET is 
around 8pF, and capacitance of probe is around 12pF.  In this 
case, the oscillating frequency is around 1.1 MHz from Eq. 
(11).  The experimental result of the oscillating frequency is 
around 1.0 MHz, and this result is agreed well analytical 
result.  Moreover, the oscillating frequency depends on the 
parasitic capacitance of JFET, and the effect of parasitic 
capacitance becomes smaller when the input capacitance 
becomes larger.  In order to eliminate the influence of input 
capacitance, the additional large capacitor is considered as 
shown in Fig. 6.  In this case, the oscillating frequency is 








  (12) 
  Figure 7 shows the oscillating frequency against 
additional capacitance.  Including the additional capacitor, 
the oscillating frequency close to the ideal value, and the 
experimental results are similar to analytical results. 
 
 
Fig.6.  Voltage booster with additional capacitor. 
 
 
Fig.7.  Oscillating frequency against additional cap. Cg’. 
 
 
B. Amplification Characteristics 
 The voltage booster starts oscillating when the following 
condition as shown in Eq (13) is satisfied.   
|Av∙β|  ≧ 1   (13) 
Table 1 shows the circuit parameters and specifications.  
Moreover, the loop gain is calculated by the same way of 
previous  chapter.  
Figure 8 shows the analytical results of the loop gain 
against additional capacitor Cg’.  According to the results, 
the loop gain is inverse proportion to Cg’ and in proportion 
to 𝑔𝑚 .  The additional capacitor which alleviate  the 
influence of parasitic capacitance makes oscillating condition 
severely.  Figure 9 shows the experimental results of the 
amplification factor against Cg’.  The amplification is in 
proportion to Cg’, and these results are similar to analytical 
results in respect of oscillation condition.  When the 
analytical results of loop gain is less than “1”, it is 
experimentally confirmed that the amplification becomes 
very small and the oscillation is stop.  So, the evaluation 
circuit is necessary to operate at the operating point which 
depends on 𝑔𝑚.   
Figure 10 shows the simulation and experimental results 
of amplification against threshold voltage of JFET(Vth), 
respectively.  From these results, the amplification is in 
proportion to Vth.  The oscillation growing is suppressed by 
threshold voltage of JFET.  When the Vth becomes deeper, 
the amplification become larger. 
C. Output Voltage Calculation  
The output voltage is derived as Eq.(14) when output 
terminal is open. 
𝑣𝑜𝑢𝑡(𝑜𝑝𝑒𝑛) = (1 + 𝐴𝑣 ∙ 𝛽)𝐴𝑣 ∙ 𝑣𝑔𝑠  (14) 
The input voltage is set to 2.12V, which is the effective 
value of the amplitude of 3V. 
Figure 11 shows the output voltage against mutual 
conductance when input is 2.12V, and it expresses that 𝑔𝑚 
seriously affect the output voltage.  Therefore, considering 





















Fig.8.  Oscillation start condition.  
 

































Symbol Description Parameter 
L1 Inductance of primary coil 16.5 μF 
rL1 Resistance of L1 3 Ohm 
L2 Inductance of secondary coil 1 mH 
rL2 Resistance of L2 200 Ohm 
JFET: PMBF4391 
𝑔𝑚 Mutual conductance Variable 
Cgs Parasitic capacitance of G-S 8.25 pF 
Cgd Parasitic capacitance of G-D 13.25 pF 
rd Reciprocal number of 𝑔𝑚  Variable 
Fig.10.  Amplification suppressing by Vth (Simulation). 
 
 
Fig.11.  Relationship between output voltage with 𝑔𝑚. 
 
III. DESIGN CONSIDERATION 
The voltage booster is designed with JFET characteristics, 
and the basic parameters of this circuit are used as Table 1.  
At first, the 𝑔𝑚 is estimated. From Fig.8, 𝑔𝑚 is recommended 
to be above 2.0 or more in this parameter.   
 Next, the desired threshold voltage is estimated form 𝑔𝑚.  
Figure12 shows  𝑔𝑚  against  𝑣𝑔𝑠  when the drain to source 
voltage is 3V.   Satisfying the oscillating condition, the Vth 
should be below  -0.6V.   
Next, other circuit parameters are estimated.  The 
feedback ratio: β is concerned from the loop gain, and the 
loop gain depends on ratio of Cr and Cg’.  Figure13 shows 
the loop gain and feedback ratio β against Cg’ when  𝑔𝑚 is 
2.0.  When the loop gain equal to 1, β is around 0.4.  It 
means the ratio of Cr impedance to Cg’ impedance have to 
be larger than 0.4.  Therefore, Cr and Cg’ are decided. 
Finally, the inductance of L1 and L2 are estimated. L2 
decide oscillating frequency with combined capacitance.  
When the oscillating frequency is decided, the inductance L2 
is decided.  From these argue, all parameters of voltage 
booster are derived.   
IV. OUTPUT LOAD CHARACTERISTICS 
    Considering practical use, the load resistance is connected 
output terminal, and this load largely affects characteristics 
of the oscillator.  Therefore, this chapter investigate effect of 
the load.  At first, calculation include load is implemented 
and compare them with experimental value. 
 
Fig.12.  Restriction of 𝑔𝑚 by 𝑣𝑡ℎ. 
 
Fig.13.  Estimation by loop gain and return ratio.  
 
     Figure 14 is the diagram of the oscillator expressed in 
voltage source and output impedance connected to load. 
At first Voltage value is calculated by Eq.(14).   Set the 
typical value of 𝑔𝑚  as 2.0, the output voltage is decided 
around 12.0V from Fig.11.   
Next, output impedance is derived.  In order to derive 
the impedance viewed from output terminal, draw diagram 
like Fig.15.  Figure 15 shows equivalent circuit viewed from 
output terminal, and apply Y- Δ conversion and Δ -Y 
conversion to  simplify the calculation. 
Apply Y-Δ conversion as showed in Fig.15-(a), 
𝑋 =







  (15) 
𝑌 =








  (16) 
𝑍 =







  (17) 









  (18) 
𝑉 =
{ 𝑗𝜔(𝐿1+𝑀)+𝑟𝐿1 }∙𝑋













   (20) 
Output impedance is derived as follow. 

















































































Fig.14.  Transformed diagram when load resistance is added. 
Then, output voltage is calculated in follow equation. 
𝑉𝑜𝑢𝑡𝑝𝑢𝑡  =   𝑣𝑜𝑢𝑡(𝑜𝑝𝑒𝑛)
 𝑅𝑜
𝑅𝑜+ 𝑅𝑒 𝑍𝑜 
 (22)  
Figure 16 shows output voltage against load resistance.  
It can be said that the voltage becomes smaller than when the 
terminals are opened, and the voltage value decreases in 
inverse proportion to the load value. 
Figure16 also shows output voltage characteristics in 
experiment.  When the terminal is open, output voltage is 
9.78V, so experimental result indicate load resistance 





(a) Y-Δ conversion is applied  
 
(b)Δ-Y conversion is applied 
Fig.15.  Transform the circuit for analysis. 
 
V. CONCLUSION 
This paper investigated the influences of JFET 
parameters such as parasitic capacitance and threshold 
voltage on the voltage booster behavior, and the voltage 
booster was designed with the JFET parameters.  As a result, 
the large additional capacitance connected into gate-source 
terminal can be remarkably reduced the influence of input 
capacitance of JFET.   Moreover, the relationship between 
threshold voltage and amplitude condition were clarified.  
Finally, the validity of the analysis and design method were 
experimentally confirmed.   
 
Fig.16.  Output voltage characteristics in load resistance. 
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